# **Bipolar Power Control Circuits Data Book 1996**



### **Table of Contents**



# **Alphanumeric Index**



# **1 Explanation of Technical Data**

# **1.1 Arrangement of Symbols According to DIN 41875 and IEC**

For currents, voltages and power basic letter symbols are used. These basic symbols are having either upper-case (capital) or lower case (small) letters. Capital basic letters are used for the representation of peak, mean, dc or rootmean square values. Small basic letters are used for the representation of instantaneous values which vary with time.

In subscript (index), capital letters are used to represent continuous or total values, whereas small letters are used to represent the varying component alone. The following table illustrates the application of the rules given above.

Table 1.





#### **Letter symbols for impedance, admittances, four-pole parameters etc.**

In the case of impedances and admittances, four-pole parameters etc., upper-case basic letters are used for the representation of external circuits and of circuits in which the device forms only a part. Lower-case basic letters are used for the representation of electrical parameters inherent in the device.

These rules are not valid for inductances and capacitances. Both these quantities are denoted with capital basic letters.

In the index, upper-case letters are used for the designation of static (dc) values, whereas the lower-case letters are meant for the designation of small-signal values.

If more than one subscript is used  $(h_{FE}, h_{fe})$ , the letter symbols are either all upper-case or all lowercase.

If the index has numeric (single, double, etc.) as well as letter symbol(s), such as  $h_{21E}$  or  $h_{21e}$ , the differentiation between static or small-signal values is made only by a subscript letter symbol.

The following table illustrates the application of the rules given above.







#### **Examples:**

 $R_G$ 

Generator resistance

 $G_p$ Power gain

 $h_{FE}$ 

DC forward current transfer ratio in common emitter configuration

#### $r_{\rm n}$

Parallel resistance, damping resistance

# **1.2 Examples of the Application of Symbols According to DIN 41785 and IEC 148**

The figure below represents a transistor collector current consisting of a continuous (dc) current and a varying component.

#### **Example of the application of the rules:**

#### a) Transistor









EMIC **Semiconductors** 

### **1.3 Letter Symbols**

Letter symbols for currents, voltages, power etc. are used according to IEC publication 27. The standards given there are applicable, except where this chapter gives different standards. This is the case, e.g., in phase control circuits and zero voltage switches.



Subscripts:



e.g. with subscripts:



 $I_{IO}$  = Input zero current  $V_{IO}$  = Input zero voltage<br>  $I_I$  = Input current  $I_I$  = Input current<br>  $V_M$  = Mains voltage  $V_M$  = Mains voltage<br>  $V_{\text{sat}}$  = Saturation volt  $=$  Saturation voltage  $t_p$  = Pulse duration  $t_r$  = Rise time  $t_f$  = Fall time  $G_V$  = Voltage gain<br> $G_I$  = Current gain  $G_I$  = Current gain<br>  $V_{ICR}$  = Common-mo  $V_{\text{ICR}}$  = Common-mode voltage range<br>CMR = Common-mode rejection  $=$  Common-mode rejection  $I_{HD}$ ,  $I_L$  = Latching current, load current  $I_H$  = Holding current

# **Use of Upper-Case Letters**

Upper-case basic letters should be used for the representation of:

- a) Maximum (peak) values
- b) Average (mean) values
- c) Continuous (dc) values
- d) Root mean square values

# **Use of Lower-Case Letters**

Lower-case basic letters should be used for the representation of instantaneous values which vary with time.

**Note:** In data sheets

- $R_V = R_1$  = Series resistance, dropper resistance
- $C_V = C_1$  = Series capacitance
- $I_K$  = (Transformer) short-circuit current  $=$  Constant current

# **2 Mounting Instructions**

# **2.1 Soldering Instructions**

The integrated circuits must be protected against overheating when soldering is carried out. If necessary, adequate measures must be taken for sufficient heat transfer. The following maximum soldering conditions should not be exceeded:



### **2.2 Heat Removal**

To keep the thermal equilibrium, the heat generated in the semiconductor junction(s) must be removed to the ambient.

In the case of low-power devices, the natural heat conductive path between case and surrounding air is usually adequate for this purpose.

However, in the case of medium-power devices, heat radiation must be improved by the heat dissipators, which increase the heat radiating surface.

Finally, in the case of high-power devices special heat sinks must be provided, the cooling effect of which can be increased further by the use of special coolants or air blowers.

The heat generated in the junction is conveyed to the case or header by conduction rather than convection; a measure of the effectiveness of heat conduction is the inner thermal resistance junction case,  $R<sub>th</sub>$ <sub>JC</sub>, the value of which is governed by the construction of the device.

Any heat transfer from the case to the surrounding air involves radiation convection and conduction, the effectiveness of transfer being expressed in terms of an

RthCA value, i.e., the external or case-ambient thermal resistance. The total thermal resistance junction ambient is consequently:

$$
R_{thJA} = R_{thJC} + R_{thCA}
$$

The total maximum power dissipation,  $P_{tot}$  max, of a semiconductor device can be expressed as follows:

$$
P_{\text{tot max}}\,=\,\frac{T_{\text{jmax}}\text{-}T_{\text{amb}}}{R_{\text{thJA}}}=\frac{T_{\text{jmax}}\text{-}T_{\text{amb}}}{R_{\text{thIC}}+R_{\text{thCA}}}
$$

whereas

Tjmax is the maximum temperature of a representative junction area on the silicon chip.

Tamb

is the highest ambient temperature likely to be reached under the most unfavorable conditions.

#### $R_{thJC}$

is the thermal resistance, junction case.

#### $R<sub>thIA</sub>$

is the thermal resistance, junction ambient.

# **3 Quality Data**

With an extensive system consisting of qualification, intermediate and final tests, TEMIC endeavours to supply the customers with components which fulfil the specifications of the OEM industry.

# **3.1 Delivery Quality**

To secure the delivery quality, the following specifications are given:

- Maximum and minimum values of the characteristics
- AQL- (**A**cceptable **Q**uality **L**evel) values

Shipment lots whose defect percentage is equal to or less than the percentage given in AQL value shall be accepted with greater probability ( $L \ge 90\%$ ) due to sampling tests (see the single sampling plan in chapter 'Sampling Inspection Plans').

### **3.2 Classification of Defects**

The possible defects with which a semiconductor device can be subjected are classified according to the probable influence of existing circuits:

• Total (critical) defect

When one of these defects occurs, the functional use of the device is impossible.

#### **Examples:**

Open contacts, inter-electrode short circuits, breakdown in reverse characteristics, wrong type designation, broken leads, critical case defects

• Major defect

A defect which is responsible for the failure of a device.

If the specified limits given in the data sheets are exceeded, it is considered as a major defect. Typical values are given for orientation but are not tested.

• Minor defect

A defect which is responsible for the function of a device with no or only a slight reduction in effectiveness

There could be external defects such as wrong marking or light scratches.

### **3.3 AQL Values**

According to the classification of defects mentioned in the chapter before, the following AQL values are valid for data sheets of semiconductor devices for professional equipments and applications unless otherwise specified. Inspection follows the single sampling plan for attribute testing, AEG 1415 (see chapter 'Sampling Inspection Plans'), which corresponds mainly to DIN 40080 or MIL-STD-105 D inspection level II.



Different qualities required by the customer are possible, but require a special agreement.

## **3.4 Sampling Inspection Plans**

List of symbols:

- AQL Acceptable Quality Level
- N Lot size
- n Sample size
- c Acceptance number
- D<sub>max</sub> Average outgoing quality level

## **Single Sampling Plan for Attribute Testing According to DIN 40080 (MIL-STD 105 D)**



1) Lot size above 35000 must be divided



# **4 Packaging Information**





All dimensions in mm



# **Packaging Information**

 $SO8 - 16$ ,  $SSO20 - 28$  tape and reel





All dimensions in mm

# **5 Explanation of General Terminology – Definitions**

**Phase Angle, Current Flow Angle, max Set:**



Figure 5.1.

Figure 5.1 shows the relationship between the phase angle  $(\alpha)$  and the current flow angle  $(\varphi)$ .

The time or angle where no current flows through the load  $(I_L = 0)$  is known as the phase angle.

The angle where the current is passed to the load for the remaining part of the sine half-wave, after the triggering of the triac or thyristor, is referred to as the current flow angle.

When the value of the phase angle is high, the energy (power) supplied to the load is low; but when the value of

the current flow angle is high, the energy supplied is also high.

The term phase angle " $\alpha_{max}$ " means the angle which is determined with inactive control voltage by the voltage slope at the ramp capacitor  $\mathrm C_{\phi}$  owing to the charge current preset with  $R_{\phi}$ . In applications where the phase angle extends beyond the control voltage of 180 to 0 $^{\circ}$ ,  $\alpha_{\text{max}}$ must be set greater than 180 $^{\circ}$  with R<sub> $_{\phi}$ </sub>.

For detailed informations regarding  $C_{\phi}$  and  $R_{\phi}$ , please refer to data sheet TEA1007.



Figure 5.2.

#### **Load Current Feedback (Compensation)**

This is an alternative to speed control with feedback using a rotational speed sensor or control of the armature feedback voltage, as a load-independent speed characteristic.

For this purpose, the load current is detected (and controlled) via a shunt resistor. The direction of action and the weighting of the load-proportional signal is modulated on the selected set point so that as the load increases, the right amount of power is supplied to the drive to produce as low a rotational speed drop as possible.

#### **Automatic Retriggering**

The automatic retriggering circuit monitors the state of the triac after triggering. Dependent upon the type of circuit, this is carried out by the voltage detection of anode A2 or of gate G on the triac. This is shown in figures 5.3 and 5.4.



Figure 5.3. Triac state scanning via  $R_{sync}$  at A2



Figure 5.4. Triac state scanning via the control gate G



Figure 5.5.

If the triac is quenched within the relevant half wave after triggering (for example owing to low load currents before or after the zero crossing of current wave; or for commutator motors owing to brush lifters), the automatic retriggering circuit ensures immediate retriggering, if necessary with a high trigger rate, until the triac remains reliably triggered.

#### **Foldback**

Foldback is a technique used here for protecting electrically-driven motors from short circuits. After a certain output level is reached, any further load on the regulator results in less rather than more current.

Besides limit-load cut-off with or without automatic restart, another method is that of limit-load control (figure 5.6.a ). In this case, the output torque remains constant.



a) Limit-load control with constant torque



b) Limit-load control with "foldback" characteristic

#### Figure 5.6.

A limit-load control circuit with foldback characteristic is characterized by the fact that the (cut-off) point of limitload control is dependent on the relevant speed (figure 5.6.b ). This mode of operation is possible due to the fact that a motor permits higher power consumption at high speed than at low speed due to the improved cooling action.

#### **Periodic Pulse-Train Control (Symmetrical Burst Control)**

In contrast to phase control which is based upon power control per half-wave, the periodic pulse-train control system cyclically supplies a certain number of pulses (one period = positive and negative half-wave) to the load (see figure 5.7). The number of periodic pulse trains can be controlled within a given cycle time (ramp time), thus determining the supplied power.



Figure 5.7.

A periodic pulse-train control system is used wherever the load-specific time constant increases by about 300 ms, e.g., heating systems with a power delay or inertia. This system is not appropriate for motor or lighting control systems.

The periodic pulse-train control system is generally switched at the zero crossing point so that, unlike the phase control system, it does not produce interference. This means that no interference-suppression measures are required.

#### **Full-Wave Control**

The term "full-wave control" generally means symmetrical control of the positive and negative half-wave of mains-powered loads. Full-wave control is always required if it is necessary to eliminate the possibility of the mains or load being influenced by dc. This means that the arithmetic mean of the voltage-time integral of both polarities must be zero. This requirement applies both to the phase control (see figure 5.8.a ) and to the periodic pulsetrain control (see figure 5.8.b ). Full-wave control is particularly important in relation to operation of inductive loads such as transformers or magnetron tubes.



b) Full-wave periodic pulse train control

Figure 5.8.

#### **Pulse-Position Optimization**

A pulse-position-optimized zero-voltage switch allows for the triac characteristics in relation to the ratio of "holding current to latching current" of approximately 1:2. This is why the trigger pulse on such circuits is not generated symmetrically with the zero crossing, but with the time ratio of the trigger pulse before the zero crossing to that after the zero crossing is selected according to the situation, also at 1:2.

The required triggering power can be reduced in this way by approximately 25%, as compared with symmetrical triggering.

The first pulse (see figure 5.9.a ) is to ignite the triac, whereas the following pulses (see figure 5.9.b ) are dimensioned in such a way that the triac cannot be switched off (holding current) during the mains zero crossing. The interference signal is therefore not generated.





#### **Flicker Standard**

The European Standard EN60555, Part 3, defines the operation of domestic appliances and similar electrical devices and their effect upon the mains power-supply system.

Switching a load connected to the mains generates a voltage fade which corresponds to the mains impedance. This voltage fade may result in a light "flickering" if the lamps are operated at the same time. The Standard defines the maximum possible switching frequency (minimum possible cycle time) at a given load, see figure 5.10.



Figure 5.10.

#### **Two-Point Control/ Proportional Control**

A two-point controller is characterized by the fact that the control output remains active until the actual value has reached the set point. If the actual value drops below the set point threshold less an hysteresis, the control output is switched back to 100% active. In the case of controlled systems with long dead time or long delay, such as space heaters, a two-point control system frequently tends to produce undesirable overshoot of the set point (see figure 5.11.a ).

In such cases, proportional controllers are generally used in order to avoid an oscillating control behavior. Proportional controllers contain a ramp generator whose ramp voltage has a modulating influence (proportional band) on the set point or actual value (see figure 5.11.b ).

If the set point or actual value is within the proportional band, the on/off ratio is reduced within the ramp cycle time with decreased spacing between the set point and the actual value.

This means that the control output reduces the power supplied, dependent upon the proportional bandwidth, before the set point is reached.



a) Two-point control



b) Proportional control

Figure 5.11.

#### **General Information on Ratings when Designing the Circuit Power Supply**

Many circuits described in this book aim to support power control with a triac connected to the mains (220 V  $\sim$  or  $110 V \sim$ ). For this purpose, the circuits are generally powered directly by the mains and, if necessary, synchronized.

The following section shows the possible methods of powering the circuit and intends to provide the user with appropriate selection criteria and aids to rating. The corresponding data sheets specify versions and methods which differ from this.

Basically, the power supply series resistance may be either ohmic or capacitive. However, provided the power dissipation permits, an ohmic series resistance should always be given preference, see figure 5.12, since an additional circuit is required for protection against mains spikes in the case of capacitive supply, see figure 5.13.

If a capacitive series impedance is used, see figure 5.13, a current-limiting series resistor  $R<sup>3</sup>$ <sub>1</sub> should be used to protect against sharp mains spikes. R'1 should be  $\approx$  (1/10) X<sub>C</sub>.

A Z-diode is needed not only to reverse the charge of  $C_0$ in the positive half-wave, but it also adds supplementary voltage limiting.

Rating of the series impedance  $R_1$ ,  $Z_1$ :

$$
R_{1\,\text{max}} = Z_{1\,\text{max}} = 0.85 \frac{V_{M\,\text{min}} - V_{S\,\text{max}}}{2 \times I_{\text{tot}}}
$$

 $I_{tot}$  =  $I_S + I_P + I_X$ where:

 $I_{\text{tot}}$  = Total current consumption

 $I_S$  = Current requirement of the IC

- $I_P$  = Average current requirement of the triggering pulses
- $I_X$  = Current requirement of other peripheral components

$$
R_{1 min} = Z_{1 min} = \frac{V_{M max} - V_{S min}}{2 \times I_{S max}}
$$
  
\n
$$
Z_1 = \sqrt{X_c^2 + (R_1)^2}
$$
  
\nif  $R_1 \approx (1/10) X_c$  then

$$
Z_1 \approx X_c = \frac{1}{\omega \times C_0} \quad \zeta \rangle \quad C_0 = \frac{1}{\omega \times X_c}
$$

Ismax is the limiting value of the circuit current consumption. Power dissipation of series impedance:

$$
P_{(R1)} = \frac{(V_M - V_S)^2}{2 \times R_1}
$$



Figure 5.12. Power supply via series resistance



Figure 5.13. Power supply via capacitive series impedance

#### **Low-Voltage Power Supply**

A low-voltage power supply with a transformer is always recommended either if a higher supply current is required for other peripheral components, see figures 5.14 and 5.15, or if the circuit must be operated with electrical isolation (see figures 5.16 and 5.17).

In both cases, synchronization can be derived from the low voltage. The half-wave information must be retained for synchronizing zero-voltage switch circuits (bridge rectification is not possible), whilst zero synchronization is adequate in the case of phase-controlled circuits.





Figure 5.14.



Figure 5.15. Low-voltage power supply with zero synchronization for phase control applications

The application with zero voltage should be tested individually, so that the phase shift between the mains and the secondary voltage at the transformer with regards to sync. can be accepted. A sync. pulse is recommended direct from the mains for systems which are not galvanically isolated.

Apart from transformer power supply, an electrically isolated triac control circuit is required for implementing electrically-isolated control systems. Figures 5.16 and 5.17 show possible methods of doing this.



Figure 5.16. Triac control with firing transformer



Figure 5.17. Triac control with optotriac

#### **Selection of the Transformer Voltage**

With regard to synchronization, a high primary voltage must be selected in order to generate the best possible zero voltage crossing point which is sharp.

However, the primary voltage determines the power dissipation on the limiting resistor  $R_1$  at a corresponding total current consumption. In practice, it has proven useful to select a primary nominal voltage which is approximately twice the value of the relevant circuit operating voltage.

The following approximate formula can be applied calculating the rating for  $R_1$ :

$$
R_{1 \text{ max}} \approx 0.85 \frac{V_{\text{O min}} - V_{\text{S max}}}{2 \times I_{\text{tot}}} - \frac{V_{\text{O}}}{I_{\text{K}}}
$$
 for half-wave rectification

$$
R_{1 \text{ max}} \approx 0.85 \frac{V_{0 \text{ min}} - V_{S \text{ max}}}{I_{\text{tot}}} - \frac{V_{O}}{I_{K}}
$$
 for bridge rectification

$$
R_{1\,\text{max}}\,\approx\,0.85\,\frac{V_{\text{O max}}\!-\!V_{\text{S min}}}{\hat{I}_{\text{S max}}}
$$

 $V_{\Omega}$  = Transformer no-load voltage

 $V_S$  = Circuit supply voltage

- $I_{\text{tot}}$  = Total current requirement
- $I_K$  = Transformer short-circuit current